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Abstract
This paper presents a methodology for analyzing communication of multi-threaded applications. Previous work
relies on more or less accurate architectural models. Our measurement methodology has been designed to be com-
pletely architecture independent, since we want architects to have an undistorted view of the communication behavior.
One part of our methodology is the concept of communication attribution which allows communication from underly-
ing libraries, for example, to be attributed to application functionality. In this paper, we have applied our methodology
to the Parsec benchmark suite. Our characterization shows how communication in Parsec scales, as we increase the
number of threads from 2 to 256. Based on these results we have modeled communication growth as a power func-
tion and determined the characteristic exponents for each benchmark. Last but not least, our methodology enables
researchers to track communication down to the source code.
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1. Introduction
The performance of a micro-architectural design can be assessed by benchmarking. If the architecture targets
only a limited application domain then it is suﬃcient to measure the performance with a small number or even a
single application. This is especially common in embedded systems where a device often fullﬁlls a single purpose.
Nowadays this can also be said for dedicated server machines that run a single application, like for example a data
base. Ironically, in non-trivial embedded systems such as today’s smart phones a plethora of demanding applications
are executed. To cope with computational demands, rising power consumption and Moore’s law, the number of cores
has been increasing in embedded systems, servers and even desktop machines. To assess the eﬃciency of general
purpose chip multi-processors (CMPs) it is necessary to have more than a few applications for benchmarking. Hence
a benchmark suite is necessary. Benchmark suites often originate from certain communities (e.g. embedded vs.
high-performance computing) and make assumptions about the target architecture and input sets. For expressing
parallelism they use diﬀerent programming languages and paradigms (e.g. “pthreads”, “OpenMP” or Intel Threading
Blocks in Parsec). It is true that with time many architectural parameters change and benchmarks show signs of aging.
However, there has been a relatively constant interest in what researchers want to measure. Architectural eﬃciency
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is well characterized by run-time and consumed energy. The latter is especially important in embedded systems and
increasingly in data centers - where, for example, embedded processors are seriously considered in order to cut power
costs. As the number of cores increase (with Moore’s law) it is conceivable that in some applications the amount of
communication will increase as well. Since communication has high costs in terms of time and power it is crucial to
have a good understanding of its nature in an application. Therefore, we have analyzed the inter-thread communication
behavior of the Parsec 2.1 benchmark suite.
2. Motivation
Earlier papers ﬁx many architectural parameters and look at communication on a thread/core- or cache-level. It
is obvious that the multitude of architectural design parameters chosen by other authors inﬂuence the results in many
ways – which is perfectly desirable if a new design is evaluated.
Our goal – however - is to characterize the inherent communication behavior of Parsec with the least amount of
architectural constrains. Our architecture independent methodology allows us to track communication inside threads
- where we can locate communication down to the source code level. Additionally, we can attribute communication
from non-application code (e.g. underlying libraries) to the application. These capabilities may be useful for: 1) com-
piler architects who want to optimize code for communication, 2) the design of application speciﬁc network on chip
(NoCs) where, for example, ring- and mesh-topologies can be chosen for low- and high-communication demands,
3) selecting benchmark speciﬁc interconnect types and wire properties (low power wires vs. high power fat wires
[1]) and 4) for diﬀerent types of cache-coherency protocols. The architect may, for example, match the invalidation
behavior of a given application with an optimized directory- or snoop protocol. Combinations of both may also be
applicable.
This paper makes two contributions:
• An architecture independent, qualitative and quantitative characterization of communication in Parsec.
• A new methodology to assess communication in multi-threaded applications based on four transition types and
communication attribution.
In the following section we provide background information about Parsec and its competitors.
3. Background and Related Work
“Historic” benchmarks for embedded systems such as MiBench [2] or MediaBench [3] looked at relatively small
(in code size) single threaded kernels. Splash-2 [4], another aging (yet popular) benchmark suite from 1995, has its
origin in the high performance computing community and makes outdated architectural assumptions (board-to-board
communication = high latencies) which make it increasingly unsuitable for assessing the performance of modern
CMP architectures. In [5] Parsec and Splash-2 have been compared. Parsec [6] in comparison is a relatively recent
benchmark from Princeton University and Intel. It has been designed to exploit the characteristics of modern and
upcoming CMPs. Its workloads have been chosen in anticipation of future scenarios. It remains to be seen if they
will truly reﬂect those. The diverse Parsec workloads are grouped into the categories “applications” (total of 9) and
“kernels” (total of 3). They are described in [6] and [7, 8]. A variety of parallel benchmark suites [9, 10, 11, 4]
have been published before Parsec. They vary in age (architectural assumptions, programming models) and focus
(community). In [6] the creators of Parsec argue that existing benchmarks (most prominently: SPLASH-2, SPEC
CPU 2006 and OMP2001) are less suitable for exploring CMP designs. This paper covers Parsec but the methodology
and tools can be applied to many other benchmarks as well.
The Parsec creators characterized the workloads in terms of parallelization overhead, working sets, locality, oﬀ-
chip traﬃc, communication, computation ratio and last but not least sharing. They conducted their characterization
using a simulator (PIN [12], 8 cores). A question raised by the authors was: What last-level cache size should be used?
In [6] they settled with 4 MB and conceded that communication cannot be measured correctly due to cache capacity
conﬂicts [6]. A later paper [8] uses greater cache sizes between 1–128 MB (4-way associative, 64 byte lines). Given
the fact that some benchmarks scale their working set with the input set size, it would be necessary to scale the cache
sizes accordingly. The authors have decided against scaling cache sizes in order to preserve comparability between
their diﬀerent measurements. Through their experiments the Parsec authors noticed high traﬃc volumes between
2088  Dominic Hillenbrand et al. / Procedia Computer Science 4 (2011) 2086–2095
Figure 1: The recorded transitions of a multi-threaded test application (6 threads) have been used to generate these three diﬀerent types of com-
munication graphs. In (a) the nodes represent functions and in (b) thread ids. The edge weights in both graphs indicate the amount of “read”
communication (later on referred to as CASE III in the algorithm – “other thread reads”). The last ﬁgure (c) is more detailed. The nodes are further
broken down to source-code granularity and the edges additionally show the amount of data written and invalidated (CASE IV- “other thread
writes”).
threads. We provide quantitative data and use a diﬀerent measuring methodology that avoids the aforementioned
dilemma (cache size).
The authors of [13] characterized communication in Splash-2 and Parsec at thread-level granularity. Their simu-
lated architecture has 32 cores, a 2-level cache hierarchy (4-way and 32-way associative, 64 byte line), a constant CPI
(1.0) x86-processor and an inﬁnite bandwidth zero-cycle crossbar. Due to simulation speed the “medium” input set of
Parsec was chosen. The measurement methodology in [13] requires each thread to be mapped statically to one core.
This was realized for 5 out of 13 Parsec workloads (“blackscholes”, “canneal”, “ﬂuidanimate”, “streamcluster”, and
“swaptions”). Furthermore, sharer tracking is imprecise (50% probability boundary). We include the initialization
phase, use the “simlarge” input set (like [6]) and run Parsec (also in simulation) for 2–256 cores without ﬁxing cache
parameters. Both papers [6] and [13] characterize communication behavior at thread level granularity. Our methodol-
ogy allows us to be more precise (down to instruction level). The following section describes the methodology used
in prior papers and our own.
4. Methodology
There are multiple ways to assess communication in Parsec: First, Parsec can be run natively on existing ma-
chines. Second, a full-system simulator such as M5 [14] can be conﬁgured and extended to model a desired hardware
architecture. Third, a comparatively new approach is to utilize FPGAs to accelerate simulation. There are mixed
mode approaches [15] and purely FPGA-based accelerators which have been developed as part of the RAMP eﬀort
[16, 17, 18].
The approach chosen in this paper abstracts from the architecture. Instead of measuring the performance of actual
architectures (e.g. in terms of miss rate for a speciﬁc cache), we track communication on instruction level. Whenever
a memory location is read- or written to in a way that causes communication then we record one or more transitions.
The concept of tracking diﬀerent transitions (in total four) is the foundation for our measurements.
A transition encompasses the thread id (1), the instruction address (2), the function1 name (3) and the source code
location (4).
The transitions which we record are detailed enough to create communication graphs with varying levels of in-
formation (resulting in varying numbers of edges and nodes). After simulation, the recorded transitions can be used
to build communication graphs (analogous to a call-graph of a single threaded application) – where the edge weights
reﬂect the amount of data read, written or invalidated. Figure 1 shows three diﬀerent communication graphs of the
1“Functions” in this paper refer to compiled procedures (list of assembler instructions) which in turn correspond to procedures in the original
source code (e.g. C/C++)
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same application – where a function “main” in thread 1 writes 1 MB of data. This data is read by a function “FooBar”
in thread 2 and 3. Afterwards this data is overwritten by thread 3 which leads to invalidations in thread 2 – a previous
sharer. Subsequent reads from threads 4—6 communicate with thread 3 – the last writer. The ﬁrst two Figures 1 a)
and b) show communication graphs where nodes represent a single parameter: function name or thread id. The edge
weights in both graphs stand for the amount of data read.
Function names allow us to break-down communication in terms of application functionality – instead of threads.
The third graph c) is more detailed. Here, graph nodes stand for a speciﬁc line of code inside a function, inside a
source ﬁle, executed by a thread. The edge weights in c) show the amount of data read, written and invalidated. The
three communication graph types a)—c) are just examples. More graph types can be generated by combing one or
more diﬀerent parameters (here: thread id, ﬁle name, line number, and function name). The communication graph
types allow diﬀerent views of the same data set. For visualization, for example, it may be helpful to choose graph
type a) when an application spawns hundreds of threads per function over its run-time. Thus, by pruning the thread
ids from the graph it may become a lot easier to understand application-level communication on a function-level. Of
course every communication graph can be pruned further by setting a threshold for edge weights (amount of data
“read”, “written” and “invalidated”).With “line numbers” in graph nodes, we can track communication to a speciﬁc
line of code which is invaluable in a detailed communication analysis.
4.1. Communication Attribution
An important contribution of this paper is the attribution of communication to an application – even when com-
munication has been caused by an underlying library, for example.
In Figure 1, for example, prior memory contents are overwritten by a function called “FooBar” which resides in
the ﬁle “app.c” (line 51). The actual writing, however, does take place in an otherwise unrelated library function
included by “app.c”. Through communication attribution we can thus map communication on lower levels (e.g. from
libraries or operating system) to application-level. This crucial feature enables holistic application-level optimization
and analysis of communication. In the following section, we will explain the algorithm.
4.2. Algorithm
We slice the memory space into conﬁgurable sized chunks. The size can, for example, be set to 1, 2, 4, 8, 16, 32 or
even 512 bytes. The more ﬁne grained the chunks are, the more memory is required to run the simulation. We initially
provide data for 8- and for 32-byte granularity. 8 bytes match the machine word size (64bit) and is architecture neutral.
32 bytes are a common cache line size. Thus prefetching and false sharing eﬀects are observable.
The pseudo-code of our algorithm is shown in Figure 2. The algorithm is invoked at run-time on every memory
read- and write-request. The inputs “ ”, “ ” and “ ” describe the parameters of the memory access. They
indicate whether the access is a read, the memory address and the amount of data to be read or written. The instruction
address “ ” (of the memory read/write instruction) is the granularity at which we track communication. This
allows us to determine the enclosing function, the location in the source code (ﬁle name and line number) and whether
the instruction belongs to the application. The unique thread id (“ ”) tells us which thread is executing the memory
instruction.
In the lines 1—3 we check if the memory instruction belongs to the application “ ”. If it does then we
memorize “ ” under the current thread id. This mechanism allows us to attribute communication to the last caller
on application level. The parameter “ ” is pre-computed at instrumentation time using “ ”.
In the lines 5—10 the algorithm retrieves information associated with the requested memory chunk - if available.
Otherwise a new entry “ ” is created. Each entry contains the instruction address “ ” of the last writer, its
thread id and a list of sharers (initially empty).
The last writer and current reader/ writer are tuples with the designations “current” and “previous” (see line 13
and 14). Transitions take place between ”, “ ” and “ ” for reads, writes and invalidations.
The tuple deﬁnitions can, in principle be simpliﬁed or further reﬁned. The more speciﬁc the tuple deﬁnitions become,
the more transitions are likely recorded for an application run.
The current algorithm distinguishes four cases, I-IV (lines 16—39): ﬁrst, a read by the same thread which is
ignored (line 17 – no communication); second, a write by the same thread which invalidates sharers (line 20); third, a
“read” from a diﬀerent thread (line 26) and fourth a “write” from a diﬀerent thread (line 31).
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Figure 2: A memory access can match one of four cases. Some cases (II—IV) involve the creation of transitions. A case depends on prior
information about the memory chunk (thread id) and the current memory request (read/write, thread id). Communication attribution is achieved by
tracking the last-writer (instruction) on application-level.
The function “ ” creates a new transition. If the transition already exists then it only needs to add
“csize” (chunk size) to the edge. A transition edge can be annotated with the amount of data read, written and
invalidated (labels: “ ”, “ ”, “ ”). If a memory request has a size (“ ”) bigger then chunk size
(“ ”) then it is split into multiple requests of chunk size. This is not shown in Figure 2 in order to keep the focus
on the core concepts.
In the following section we explain how commonly used communication patterns relate to our transition model.
4.3. Read-Only- / RW-Sharing, Migratory and Producer-Consumer Patterns
In [13] (Figure 1) the authors nicely describe four communication patterns: “read-only”, “read/write”, “pro-
ducer/consumer” and “migratory”. Some of the patterns have a close resemblance: the “read-only” pattern can be
seen as a special case of the “producer/consumer” pattern where data is only communicated once. The “read/write”-
pattern is a “producer/consumer” relationship among multiple threads.
The authors found that some of the aforementioned patterns are rarely seen in isolation within Parsec, especially
“producer/consumer” vs. the more common multiple “producer/consumer”.
Our transition model can capture these patterns. They may even overlap. Like in [13] we track “reads” from other
threads (CASE III). In addition we track “writes” from other threads too (CASE IV). Furthermore, we distinguish and
recognize “producers” (here: write-instructions in a thread) that invalidate sharers (CASE II and IV).
In the following section we discuss the implementation of our algorithm, the limitations of the implementation
and the overall experimental setup.
4.4. Experimental Setup and Limitations
Our algorithm is implemented as a PIN [12] extension. Since we do not require an accurate architectural simula-
tion, we can trade-in accuracy for simulation speed. PIN (version 2.8) is limited to user-space thus we cannot track
communication inside or through the operating system2. For Parsec this constraint is acceptable due to its computa-
2Our concept is independent of the simulator.
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tional nature. For server benchmarks, for example, it would not be acceptable and another simulator must be used
(e.g. SIMICS). The Parsec authors have already pointed out that PIN induces changes in the thread schedule. Our
implementation and experimental setup are susceptible to the same challenge. The conceptual idea, however, is not
aﬀected.
We require a machine with suﬃcient memory (roughly 16GB for an 8-byte chunk size and Parsec) to keep the
simulation data in memory. When a program ends then our PIN extension generates and saves all transitions to a text
ﬁle on disk. For Parsec the biggest text ﬁle measured 9GB (152 MB compressed) and the smallest 18kb (740 byte
compressed) for an 8 byte chunk size. The two “extremes” were “swaptions” and “blackscholes”. A bigger chunk
size (> 8 byte) usually reduces the on disk memory requirements drastically. Due to memory constrains we could
not simulate “dedup” with 8 byte chunk size (32 byte is feasible however). We used 24 multi-processor XEON-5148
(4way - 2.33GHz) machines with 16GB RAM each. This allowed us to run multiple copies of Parsec simultaneously.
We compiled Parsec with “ ” 4.1.2. The simulations were run on a RedHat-5 compatible Linux (kernel 2.6.18).
Each workload was executed with the “simlarge” input set for 2, 4, 8, 16, 32, 64, 128 and 256 threads respectively.
Our current PIN extension can scale up to 4 cores depending on the workload and program phase. Currently, we use
a global lock to access our data structures. It is likely that an improved implementation may be able to scale better.
We recompiled Parsec with the default settings except for one additional compiler switch (“ ”) in order to attach
symbolic information to every executable. This allows us to retrieve function names, source ﬁle names and line
numbers for every instruction address (“ ”). For x264 a small additional change was necessary to preserve
symbolic information in the executable. In the following section we provide quantitative and qualitative data for
Parsec.
5. Experimental Results
In this section we discuss our ﬁndings regarding communication in Parsec. First we lay out the limitations of our
measurements. Afterwards we analyze how communication scales in Parsec as we increase the number of threads.
Then we show how our methodology and tools can be useful to track communication to the source and discover
unexpected communication behavior.
5.1. Limitations
As mentioned in Section 4.4 we have used PIN [12] to gather our data. We have noticed that the thread schedule of
the underlying operating system can cause variations in the results. This is especially true if (system) processes inter-
fere during simulation. Some applications are more susceptible to distortions than others (“x264” vs. “blackscholes”
- for example). Nonetheless, we are conﬁdent that our data is suﬃciently accurate to draw solid conclusions about
communication in Parsec. Especially, since our characterization study of Parsec is the ﬁrst which does not require an
architectural simulation.
The pros of using PIN are that the “simlarge” input set can be simulated to completion for all benchmarks while
sweeping the number of threads from 2–256. The “simlarge” input set is already many times smaller than the “native”
input set. For a large number of threads (>16) it may be questionable to use smaller input sets than “simlarge”.
We have not included “freqmine” in our results due to technical reasons which we are looking into3. In “raytrace”
we have observed erratic behavior. This may be due to the small input set. For “simlarge” “raytrace” computes 3
frames and for the “native” input set 200[19] in comparison. Due to time- and space-constrains we are missing results
for “streamcluster” and “swaptions” above 64- and 128 threads respectively. For 256 threads we noticed an error in
“facesim”. Thus this value is missing too. For “dedup” we had to increase the granularity (chunk size) from 8 to 32
bytes in order to complete the simulation within our memory resources. All other benchmarks use the system word
width granularity (64 bit = 8 byte).
5.2. Communication
Theoretically, the number of connections increases with the number of parallel threads N as N
2−N
2 (Eq.1) - if all
threads communicate with each other. For N = 2..256 threads we can model (Eq.1) as a power function f (x) = a · xb
3“freqmine” is the only application based on OpenMP in Parsec.
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Figure 3: The plot illustrates how the growth of communication (2–256 threads) can be modeled as a power function (green line). The data points













0.0106 0.6141 0.5646 0.2717 0.198 0.1036 1.6395 0.175 0.8353 0.05 -0.145
transitions 0.9534 1.7336 1.2889 1.0244 1.1202 0.3414 2.1183 1.6 1.4563 1.1818 -0.126
Table 1: The table shows the exponent b for communication- and transitions. A value b = 2 e.g. expresses a four times increase if the thread count
is doubled.
using least square ﬁtting - which yields b = 2.1135. Thus our approximation yields a factor of 4.33 (=2b) for doubling




). Figure 3 illustrates how well the growth can be modeled as a power
function. Table 1 shows the exponent b for the absolute amount of communication (Figure 5) and the number of
transitions between threads (see Figures 1 and 2). The exponent b expresses the relative increase (2b times) as the
number of threads are increased.
Only “swaptions” comes close to the theoretical value (b = 2.1135) for the number of transitions. Generally
the number of transitions increases more than for communication. “blackscholes”, “ferret”, “dedup” and “x264”
communicate a near constant amount of data from 2–256 threads. “x264” always issues 256 threads - thus no changes
were expected. “swaptions” has by far the highest increase in communication: 3.1 times when doubling threads.
Communication in “ﬂuidanimate” grows only by the square root in comparison. “blackscholes” scales linearly in
regard to the number of transitions. “facesim” and “swaptions” see the biggest increases (3.3x and 4.3x) here.
We also measured the thread connectivity and the number of threads created. A percentage close to 100% means
that a thread communicates with (nearly) every other thread. However nothing is said about the amount of com-
munication. For 256 threads we have the following results: “blackscholes” (4.86%), “bodytrack” (99.6%), “can-
neal” (99.6%), “dedup” (58.2%), “facesim - 128 threads” (99.2%), “ferret” (10.2%), “ﬂuidanimate” (90%), “ray-
trace” (4.36%), “streamcluster” (53.1%) - 64 threads, “swaptions” (99.2%) - 128 threads, “vips” (14.1%) and “x264”
(6.06%). We noticed that “dedup”, “ferret” and “vips” have a connectivity close to 100% up to 8, 32 and 64 threads.
In “streamcluster” one part of the threads is connected through a star topology, the other part is fully connected (close
to 100%). The latter communicates the majority of data. Both “blackscholes” and “x264” contain threads which are
connected in a star-topology. In “x264” we additionally see a succession of threads which are connected to a series
of related threads. This is probably due to the frame to thread mapping in “x264”. Only “dedup” (769) and “ferret”
(1027) spawned more than 259 threads.
In Figure 4 we show the growth in communication from 2–256 threads. We took the amount of data communicated
between two threads and divided all subsequent values (for 4–256 threads) through it. Thus we can easily see by which
factor communication has grown as we increase the number of threads. We further distinguish between “reads”,
“writes” and “invalidates”.
In “blackscholes”, “canneal”, “dedup” and “vips” read-transitions dominate clearly (CASE III). “bodytrack”,
“facesim”, “ferret” and “x264” experience many invalidations. In “canneal”, “ferret”, “swaptions” and “vips” we
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Figure 4: The ﬁgures show how much data has been communicated. We distinguish between “reads”, “writes” and “invalidates”. The values are
normalized to the 2-thread communication value.
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Figure 5: The ﬁgure shows the absolute amount of communication in Parsec. The values represent the summed up edge weights of all recorded
transitions (read, write and invalidate). Transitions (CASE I-IV) are tracked at machine word granularity (64bit = 8 bytes) - except for “dedup”
(32 bytes) since 16 GB RAM and 16GB swap did not suﬃce to record all transitions at machine word granularity. A few data points are missing
due to time- and space-constrains: for “streamcluster” and “swaptions” above 64- and 128 threads respectively. When set to 256 threads, we
experienced an error in “facesim”. The results for “raytrace” are erratic. We assume that 3 frames (input set “simlarge”) are not suﬃcient to expose
suﬃcient work for more than 4 threads. The “native”-input set in comparison requires 200 frames [19]. Communication in “x264” amounts to
≈3.7 GB from 2–256 threads - if invalidations are factored out (compare with Figure 4). From 64 to 128 threads invalidations drop from 36% to
less than 1% in “x264” - since each frame (128 in total) is scheduled to one thread. For “simmedium” (32 frames) invalidations drop at 32 threads.
“blackscholes” communicates the least (<2 MB) and “streamcluster” most (19 GB). Surprisingly “streamcluster” jumps from 2 to almost 20 GB
for 32- and 64-cores. “swaptions” exerts the biggest increase - from 0.5 MB to 2.8 GB (see Figure 4 as well). Some benchmarks exhibit a steady
growth in communication as the number of threads grows (“bodytrack”, “facesim”, “ﬂuidanimate” and “vips”) - others remain relatively constant
(“blackscholes”, “dedup”, “ferret”, “canneal”, and “x264” without invalidations). The y-axis has a logarithmic scale.
see many “write”-transitions. Here, threads write to memory which was last written to by other threads (CASE IV).
Extreme variations can be seen in “raytrace” and “streamcluster”. “raytrace” behaves erratically. In “streamcluster” a
sudden spike occurs at 64 threads. This requires further investigation. Last but not least, we can see that “x264” grad-
ually experiences fewer invalidations as we reach 128 threads. “x264” dispatches a thread for each frame. “simlarge”
has 128 frames - thus invalidations are reduced to a minimum. For “simmedium” (32 frames) we have measured a
drop in invalidations at 32 threads.
Figure 5 shows the absolute amount of communication in Parsec. The values represent the summed up edge
weights of all recorded transitions (read, write and invalidate). A summary can be found below the ﬁgure.
5.3. Tracking Communication to the Source
We have only just started to explore the tracking capabilities of our tools. One of our tools prints out which func-
tions communicate which each and the threads involved. Here an example from “bodytrack” (8-threads):
We can see that the function “Rand” communicates with itself through diﬀerent threads (“read”-transition).
Roughly 12 MB are communicated. The “InitializeParticles” function communicates with all other threads - a typical
initialization pattern. Using our tools we have noticed that “blackscholes” communicates all data only through two
lines of code. Other applications like “facesim”, for example, communicate at many diﬀerent places.
6. Conclusion
In Section 4.2 we have explained that our methodology records transitions (CASES I-IV). These transitions are
a rich source of information. In this paper we can only analyze and present a tiny fraction. Our initial results have
Dominic Hillenbrand et al. / Procedia Computer Science 4 (2011) 2086–2095 2095
shown that communication does not increase as one may have expected - even for benchmarks that exhibit all-to-all
communication like: “bodytrack”, “canneal”, “facesim”, “swaptions”, “ﬂuidanimate”, “dedup”, “ferret” and “vips”
(the latter only up to 8-, 32-, 64-threads). These applications would beneﬁt from an aggressive communication design.
“blackschole” has the least communication requirements - a star-, ring- or bus-topology may be suﬃcient. “x264”
has an irregular communication structure. Some of the threads ﬁt onto a high fan-out star- and others onto a mesh-
topology.
We have seen that communication scaling in some benchmarks can be modeled as a power-, linear- or constant-
function. Only one benchmark (“swaptions”) has shown near theoretical behavior in the case of all-to-all communi-
cation. Last but not least our methodology and tools reveal communication on source-level which may be interesting
for compiler architects.
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